

PATENT ABSTRACTS OF JAPAN

(11)Publication number:

10-265948

(43)Date of publication of application: 06.10.1998

(51)Int.CI.

C23C 14/34 C23C 14/08

(21)Application number: 09-071464

(71)Applicant: ROHM CO LTD

(22)Date of filing:

(72)Inventor: HATA TOMONOBU


SASAKI KOYO

KANZAWA AKIRA

(54) SUBSTRATE FOR SEMICONDUCTOR DEVICE AND MANUFACTURE OF THE SAME (57) Abstract:

PROBLEM TO BE SOLVED: To provide a substrate for a semiconductor device which is suitable for growing a crystal layer such as another semiconductor layer and a ferroelectric substance layer via an insulating layer on a semiconductor layer and is capable of sufficiently improving the characteristic of electric insulation with a silicon substrate which is a basis thereof and a manufacturing method therefor in a stage for manufacturing the semiconductor device. SOI UTION: The substrate for the semiconductor device is constituted of the crystalline silicon substrate 1, an insulating silicon compd. 2 provided on the silicon substrate and a crystalline insulating layer 3 provided on the insulating silicon compd. layer, To obtain this, a metal constituting the crystalline insulating layer is scattered from a target to form a film on the silicon substrate, and simultaneously, the metal is combined with a reactive gas around the silicon substrate to grow the crystal layer of a crystalline insulating material, the

25.03.1997



voltage is applied to the substrate to attract ions of the reactive gas around the substrate to the surface of the substrate and to be combined with silicon, thereby the insulating silicon compd. layer is formed.

LEGAL STATUS

[Date of request for examination]

14.04.2003

[Date of sending the examiner's decision of rejection]

[Kind of final disposal of application other than the examiner's decision of rejection or application converted registration]

[Date of final disposal for application]

[Patent number]

[Date of registration]

[Number of appeal against examiner's decision

of rejection]
[Date of requesting appeal against examiner's decision of rejection]
[Date of extinction of right]

Copyright (C); 1998,2003 Japan Patent Office

(19)日本国特許庁(JP)

(12) 公開特許公報(A)

(11)特許出願公開番号

特開平10-265948

(43)公開日 平成10年(1998)10月6日

(51) Int.Cl. ⁶	
C 2 3 C	14/34
	14/08

識別記号

FΙ

C 2 3 C 14/34

14/08

M N

審査請求 未請求 請求項の数5 OL (全 5 頁)


(21)出願番号	特顧平9-71464	(71) 出願人 000116024
		ローム株式会社
(22)出顧日 平成9年(19	平成9年(1997)3月25日	京都府京都市右京区西院灣崎町21番地
		(72)発明者 畑 朋延
		金沢市つつじが丘295番地
		(72)発明者 佐々木 公洋
		金沢市平和町3丁目21番10号平和宿舎
		(C) 53-11
		(72)発明者 神澤 公
		京都市右京区西院滑崎町21番地 ローム
		212111111111111111111111111111111111111
	•	式会社内
		(74)代理人 弁理士 河村 洌

(54) 【発明の名称】 半導体装置用基板およびその製法

(57)【要約】

【課題】 半導体装置の製造工程で、半導体層上に絶縁層を介して他の半導体層や強誘電体層などの結晶層を成長させるのに適し、かつ、そのベースとなるシリコン基板との電気的絶縁特性を充分に向上させることができる半導体装置用の基板およびその製法を提供する。

【解決手段】 結晶性のシリコン基板1と、該シリコン 基板上に設けられる絶縁性シリコン化合物層2と、該絶縁性シリコン化合物層2と、該絶縁性シリコン化合物層上に設けられる結晶性絶縁層3とからなっている。これを得るには、結晶性絶縁層を構成する金属をターゲットから飛散させてシリコン基板上に成膜すると共に、該金属を前記シリコン基板の周囲の反応性ガスと化合させて結晶性絶縁物の結晶層を成長し、前記基板に電圧を印加して前記基板周囲の反応性ガスのイオンを該基板表面に引き寄せてシリコンと化合させることにより絶縁性シリコン化合物層を形成する。



- 1 シリコン基板
- 計 結晶性絶縁層
- 2 絶縁性シリコン化合物

1

【特許請求の範囲】

【請求項1】 結晶性のシリコン基板と、該シリコン基板上に設けられる絶縁性シリコン化合物層と、該絶縁性シリコン化合物層上に設けられる結晶性絶縁層とからなる半導体装置用基板。

【請求項2】 前記結晶性絶縁層が、YSZ、A12 O3、CeO2、MgO、およびZrO2よりなる群から 選ばれた少なくとも1種からなり、前記絶縁性シリコン 化合物層が、シリコン酸化物、シリコン窒化物、および シリコン酸化窒化物より選ばれた少なくとも1種からな 10 る請求項1記載の半導体装置用基板。

【請求項3】 結晶性絶縁層を構成する金属をターゲットから飛散させてシリコン基板上に成膜すると共に、該金属を前記シリコン基板の周囲の反応性ガスと化合させて結晶性絶縁物の結晶層を成長し、前記基板に電圧を印加して前記基板周囲の反応性ガスのイオンを該基板表面に引き寄せてシリコンと化合させることにより絶縁性シリコン化合物層を形成することを特徴とする半導体装置用基板の製法。

【請求項4】 反応性スパッタ装置内に前記シリコン基 20 板およびターゲットを対向させて配設し、前記ターゲット周辺で少なく前記基板周辺で多くなるように前記反応性ガスを前記装置内に供給すると共に、該装置内に供給する不活性ガスを放電させることにより前記結晶性絶縁物の結晶層を成長する請求項3記載の製法。

【請求項5】 前記ターゲットがジルコニウムとイット リウムからなる複合ターゲットまたは合金ターゲット で、前記反応性ガスが酸素であり、前記結晶性絶縁層が YSZで、前記絶縁性シリコン化合物がシリコン酸化物 である請求項3または4記載の製法。

【発明の詳細な説明】

[0001]

【発明の属する技術分野】本発明はSOI基板や、MFS構造(金属膜-強誘電体膜-半導体層構造)FETのように、シリコン基板上に絶縁層を介して半導体層または強誘電体層を結晶成長させるのに適した半導体装置用基板およびその製法に関する。さらに詳しくは、半導体結晶層や強誘電体結晶層を成長させることができるように、シリコン基板上に絶縁性の優れた絶縁層を介して結晶性絶縁層が設けられる半導体装置用基板およびその製 40 法に関する。

[0002]

【従来の技術】従来、たとえば絶縁層上に半導体結晶層を形成するSOI基板としては、たとえば酸化膜が形成されたシリコン基板2枚を張り合わせて一方の基板を研磨して薄い半導体層を残すという方法や、シリコン基板の表面から酸素などをイオン注入により一定深さに打ち込んでアニール処理を行うことにより、半導体基板中に絶縁層を埋め込む方法が知られている。

【0003】一方、強誘電体層を用いる半導体メモリ装 50 半導体装置の一部に設けられる場合や、積層される半導

置では、半導体層上または絶縁膜を介して、または白金などの電極金属などの表面に強誘電体層が積層される。 半導体層上に強誘電体層を積層するMFS構造では、強 誘電体層と半導体層との間に酸化膜が生じて結晶性やモフォロジーが劣化したり、強誘電体層と半導体層との間 の界面準位密度が大きくなる。また、絶縁膜上に強誘電体層を積層しても非晶質の絶縁膜上では結晶性の優れた 強誘電体層を成長することができない。

[0004]

【発明が解決しようとする課題】上述のように、半導体 装置の製造工程では、半導体基板上に絶縁層を介して半 導体層や結晶性の誘電体層などをエピタキシャル成長す る必要のある場合があるが、絶縁層は非晶質になり、そ の表面に直接結晶性の層を積層することができない。

【0005】また、前述の張合せにより一方のシリコン層を研磨して薄くする方法では、シリコン層を薄層状に、かつ、均一に残存させるのは非常に困難で、作業が大変であると共に、きれいな結晶面が現れにくい。さらに、半導体基板の表層部に酸素などを打ち込む方法も、イオン打込みによる半導体層の表面の劣化が著しく、きれいな結晶表面が得られない。その結果、その上に積層する結晶層も結晶性が劣るという問題がある。

【0006】一方、本発明者らは、シリコン基板上にYSZ薄膜をエピタキシャル成長する方法を発明し、信学技報(ED96-42、CPM96-27、1996年、5月)に発表した。この方法により、シリコン基板上に結晶性の絶縁層が得られ、その表面に半導体層や強誘電体層をエピタキシャル成長することができる。しかし、シリコン基板上に設けられるYSZ薄膜は結晶性の金属酸化物でイオンの移動があり、シリコン酸化膜やシリコン窒化膜より電気的絶縁性に劣り、電気特性が若干低下するという問題がある。

【0007】本発明はこのような問題を解決するためになされたもので、半導体装置の製造工程で、半導体層上に絶縁層を介して他の半導体層や強誘電体層などの結晶層を成長させるのに適し、かつ、そのベースとなるシリコン基板との電気的絶縁特性を充分に向上させることができる半導体装置用の基板およびその製法を提供することを目的とする。

[0008]

【課題を解決するための手段】本発明による半導体装置 用基板は、結晶性のシリコン基板と、該シリコン基板上 に設けられる絶縁性シリコン化合物層と、該絶縁性シリ コン化合物層上に設けられる結晶性絶縁層とからなって いる。

【0009】ここに半導体装置用基板とは、結晶性の半導体層や誘電体層を積層し得るベースを意味するもので、半導体装置の完全なベースとなるものを意味するものではなく、絶縁性シリコン化合物層や結晶性絶縁層が半導体装置の一部に設けられる場合や、積層される半導

体層上に設けられるものも含む。

【0010】前記結晶性絶縁層が、YSZ(イットリア安定化ジルコニア)、Al2O3(サファイア)、CeO2(セリア)、MgO(マグネシア)、およびZrO2(ジルコニア)よりなる群から選ばれた少なくとも1種からなり、前記絶縁性シリコン化合物層が、シリコン酸化物、シリコン窒化物、およびシリコン酸化窒化物より選ばれた少なくとも1種からなれば、とくに絶縁性および結晶性の優れた半導体装置用基板が得られる。

【0011】本発明の半導体装置用基板の製法は、結晶性絶縁層を構成する金属をターゲットから飛散させてシリコン基板上に成膜すると共に、該金属を前記シリコン基板の周囲の反応性ガスと化合させて結晶性絶縁物の結晶層を成長し、前記基板に電圧を印加して前記基板周囲の反応性ガスのイオンを該基板表面に引き寄せてシリコンと化合させることにより絶縁性シリコン化合物層を形成することを特徴とする。この方法によりシリコン結晶層上に非晶質の絶縁層を介して結晶性の絶縁層からなる基板が得られる。

【0012】具体的には、反応性スパッタ装置内に前記シリコン基板およびターゲットを対向させて配設し、前記ターゲット周辺で少なく前記基板周辺で多くなるように前記反応性ガスを前記装置内に供給すると共に、該装置内に供給する不活性ガスを放電させることにより前記結晶性絶縁物の結晶層を成長することにより得られる。さらに具体的には、前記ターゲットがジルコニウム(Zr)とイットリウム(Y)からなる複合ターゲットまたは合金ターゲットで、前記反応性ガスが酸素であり、前記結晶性絶縁層がYSZで、前記絶縁性シリコン化合物がシリコン酸化物で形成することができる。

[0013]

【発明の実施の形態】つぎに、図面を参照しながら本発明の半導体装置用基板およびその製法について説明をする。

【0014】本発明の半導体装置用基板は、図1に示されるように、シリコン基板1と、その上に設けられるYS2などの結晶性絶縁層3との間にシリコン酸化膜などの電気的絶縁特性の優れた絶縁性シリコン化合物層2が設けられている。

【0015】シリコン基板1はシリコン単結晶層からなり、その導電型はn形層でもp形層でも、またはn形領域やp形領域が形成されて半導体回路が形成されたものでもよく、または他の半導体層などの上にさらにシリコン半導体層が全面または部分的にエピタキシャル成長されたものでもよい。

【0016】結晶性絶縁層(単結晶絶縁層) 3 としては、たとえば金属の酸化物で、結晶構造を形成し得るものが用いられ、YSZ、 Al_2O_3 、 CeO_2 、MgO、 ZrO_2 など、金属を付着させながら基板上で酸化させたり、フッ化させたり、変化させるなど、金属と化 50

合させることができるものであれば、金属化合物の結晶構造が得られる。また、その厚さは用途により異なるが、通常は他の半導体層や結晶性誘電体層を成長するための下地となるもので、 $5\sim20\,\mathrm{nm}$ 程度あれば充分で、用途に応じて $0.5\sim1\,\mu\,\mathrm{m}$ 程度の厚さに形成されてもよい。

【0018】本発明の半導体装置用基板によれば、シリ コン基板上に非晶質の絶縁膜を介して単結晶絶縁層が設 けられている。そのため、表面は結晶構造になってお り、その表面にさらに半導体層や単結晶誘電体層をエピ タキシャル成長することができる。さらに、単結晶絶縁 層とシリコン結晶層との間にはシリコン化合物からなる 非晶質の絶縁膜が形成されているため、絶縁特性が非常 に優れており、結晶性絶縁層の表面に設けられる層とそ の下のシリコン基板との電気的絶縁が非常に高く保たれ る。すなわち、単結晶絶縁層は、前述のように金属酸化 物などの金属化合物であるため、イオンの移動が起こり 得ることにより、絶縁特性がやや劣るが、シリコン酸化 物やシリコン窒化物は非常に良好な電気特性が得られ る。その結果、SOI基板としたり、半導体回路が形成 されたシリコン結晶層上にさらに絶縁層を介して半導体 層の形成を繰り返して立体的に回路を形成することもで き、また強誘電体などの結晶性誘電体層をきれいな結晶 構造で形成して高特性の半導体メモリ装置を形成するこ

とができる。 【0019】つぎに、本発明の半導体装置用基板の製法について、シリコン基板上にシリコン酸化膜を介してYSZの結晶を成長する具体例で説明をする。図2はその製法に用いる装置の一例のエピタキシャル成長用反応性スパッタ装置の概略図である。

【0020】まず、スッパタ装置の真空チャンバ11内の基板載置台12に直径が1インチのシリコン半導体結晶層からなる基板1を取り付け、基板載置台12と対向する位置に設けられるターゲット保持台13にターゲット4を固定する。ターゲット4は、たとえば図3に示されるように、直径Dが100mm程度で、厚さが5mm程度のZr板41に一辺Aが10mm程度四方で、厚さが1mm程度のイットリウム(Y)板42を円周方向に6個程度張り付けた複合ターゲット、またはZrにYを8~10%添加した合金ターゲットを用いる。ターゲッ

ト4の周囲は、その正面に直径が20mm程度の開口部 14 a が設けられたカバー14または同等の効果のある コリメータが設けられ、スパッタさせる金属は開口部1 4 a を介して通過させながら、ターゲット4が酸素雰囲 気に晒されて酸化しないようにされている。このターゲ ット保持台13には、電極棒15が接触して設けられ、 真空チャンバー11内でプラズマ放電をさせられるよう に、電極棒15とアース間に電極棒15側が負となるよ うに第1の電源16が接続されている。真空チャンバー 11の一側壁には、ガス導入用の管17が設けられ、A 10 r とO2 が真空チャンバー11内に供給され、真空チャ ンバー11の他の側壁にはガス排出口18が設けられて いる。さらに本装置では、酸素イオンを基板1側に引き つけて基板1を陽極酸化させるための第2の電源19が 基板載置台12とアースとの間に基板載置台12側が正 になるように設けられている。なお、20はターゲット 表面に磁界を発生させるためのソレノイドコイル、21 はその磁界をターゲット表面に押し付けるためのソレノ イドコイルである。

【0021】この装置で、シリコン基板1を基板載置台 20 12に取り付け、ターゲット4との距離がたとえば72 mmになるように設置した。導入ガスは、Arガス圧を たとえば10mTorrで一定として酸素流量比 O_2 / (Ar+O₂) をたとえば5.8%とし、放電電力を8 0W、基板温度を600~800℃でYSZのエピタキ シャル成長を行いながら、第2の電源19により基板側 に正の50V程度の電圧を印加して陽極酸化をさせた。 その結果、YSZの結晶層が40nm/分の割合で成長 し、基板とYSZ結晶層との間にSiO2層が1nm/ 分程度の割合で形成された。このYSZ結晶層とSiO 2層との厚さの関係は、たとえば第2の電源19による 印加電圧を低くすればSiO₂層が薄くなってその割合 が小さくなり、逆に第2の電源19の電圧を高くするこ とにより SiO_2 層の割合を大きくすることができる。 また、放電電力 (第1の電源16の電圧) を高くするこ とにより、YSZ結晶層を厚くすることができてその割 合が大きくなり、逆に低くすることによりYSZ結晶層 の割合を小さくすることができる。この放電電力は印加 電圧を300~500V程度の範囲で変化させることが でき、陽極酸化の電圧(第2の電源19)は20~10 40 0 V程度の範囲で変化させることができる。したがっ て、それぞれの層の厚さを所望の厚さに成長させること ができる。

【0022】以上のように、本発明の製法は、結晶性絶縁層を構成する金属をターゲットから飛散させて基板上に成長させると共に、金属を基板周囲の反応ガスと反応させて酸化物などの結晶性絶縁層を形成しながら、基板表面にシリコン化合物を形成するものである。すなわち、前述のように、本発明者らは信学技報ED96-42号で、ターゲットを酸化させないようにして金属モー

ドで成長させながら成長時に酸化させることにより、シ リコン基板上にYSZ薄膜を大きな堆積速度でエピタキ シャル成長する方法を開示している。本発明はこのYS Z薄膜などの結晶性絶縁層が酸素イオンなどを透過させ る性質を利用し、YSZ薄膜などの結晶性絶縁層をエピ タキシャル成長しながら、シリコン基板に電圧を印加し て酸素イオンなどのイオンをを引きつけてシリコンと化 合させることにより、YSZなどの結晶性絶縁層とシリ コン結晶層との間に電気的絶縁特性の優れたSiO2な どのシリコン化合物からなる絶縁膜を形成するものであ る。なお、SiO2などの絶縁膜の形成を結晶性絶縁層 と時間的にずらせて形成することもできる。その結果、 結晶性のシリコン基板と、該シリコン基板上に設けられ る絶縁性シリコン化合物層と、該絶縁性シリコン化合物 層上に設けられる結晶性絶縁層とからなる半導体装置用 基板が得られる。

【0023】本発明の製法によれば、シリコンの単結晶の表面にターゲットが化合しない状態の金属モードにより結晶性絶縁層を堆積しているため、結晶構造の優れた絶縁層を容易に成長することができる。さらに、結晶性絶縁層が表面に形成された状態でシリコンの表面にシリコン化合物からなる絶縁膜を形成するため、結晶性絶縁膜の結晶性を損うことなくその界面に非晶質の絶縁膜を形成することができる。しかも、結晶性絶縁層とシリコン化合物とをほぼ同時に形成することができるため、短時間で形成することができる。

【0024】前述のスパッタ装置で、ターゲット4の周囲を開口部14aを有するカバー14で覆ったが、これはターゲット4が反応性ガスの酸素により酸化されると酸化物が飛散されて金属モードによる成膜をすることができず、結晶成長をすることができず非晶質となるためで、ターゲット4の酸化を防止することができれば、このようなカバー14は不要である。すなわち、前述の例では、金属をスパッタさせて基板表面に付着すると同時に金属の活性化を利用して雰囲気の酸素と酸化させることにより金属酸化物の結晶を成長させるものである。したがって、カバーを設けないで、ターゲット4側の酸素分圧などの反応性ガスの分圧を非常に低くして、基板1側に酸素などの反応性ガスを吹き付けるなどにより、基板1側のみの反応性ガスの分圧を高くしてもよい。

たは窒素との化合物からなる絶縁性結晶層が得られる。 【0026】さらに、前述の例では、絶縁性結晶層とシ リコン基板との間の絶縁層を酸素イオンを引きつけてシ リコンと酸化させてシリコン酸化物としたが、たとえば 窒素イオンを引きつけて化合させることによりシリコン 窒化物とすることもでき、また酸素イオンおよび窒素イ オンの両方を引きつけてシリコン酸化窒化物の層を形成 することもできる。

【0027】さらに、前述の例では、スパッタリングに より結晶性絶縁層を成長させたが、ターゲットで化合さ 10 一例の概略図である。 せないで基板表面に付着する際に化合させれば、レーザ アブレーションや反応性蒸着などの他の方法でも同様に 製造することができる。

[0028]

【発明の効果】本発明によれば、シリコン結晶層上に絶 縁特性の優れたシリコン化合物からなる非晶質の絶縁膜 を介して結晶性の絶縁層が設けられる構造が得られるた

め、その表面に他の半導体層や結晶性誘電体層をエピタ キシャル成長することができ、立体的半導体装置や、複 合半導体装置、高性能の半導体メモリ装置などを形成す ることができ、新たな高集積化された半導体装置を安価 に得ることができる。

【図面の簡単な説明】


【図1】本発明の半導体装置用基板の積層構造を示す断 面説明図である。

【図2】本発明の積層構造を得るためのスパッタ装置の

【図3】図2の装置で用いるターゲットの一例を示す図 である。

【符号の説明】

- シリコン基板 1
- 絶縁性シリコン化合物
- 結晶性絶縁層
- ターゲット



1 シリコン基板

Japan Patent Office is not responsible for any damages caused by the use of this translation.

- 1. This document has been translated by computer. So the translation may not reflect the original precisely.
- 2. **** shows the word which can not be translated.
- 3.In the drawings, any words are not translated.

CLAIMS

[Claim(s)]

[Claim 1] The substrate for semiconductor devices which consists of a crystalline silicon substrate, an insulating silicon compound layer prepared on this silicon substrate, and a crystalline insulating layer prepared on this insulating silicon compound layer.

[Claim 2] The aforementioned crystalline insulating layer is YSZ, aluminum 2O3, CeO2, and MgO and ZrO2. Substrate for semiconductor devices according to claim 1 which it becomes from at least one sort chosen from the becoming group, and the aforementioned insulating silicon compound layer becomes from at least one sort chosen from the silicon oxide, the silicon nitride, and the silicon oxidization nitride.

[Claim 3] The process of the substrate for semiconductor devices characterized by forming an insulating silicon compound layer by combining this metal with the reactant gas around the aforementioned silicon substrate, growing up the crystal layer of a crystalline insulator, impressing voltage to the aforementioned substrate, drawing near to this substrate front face the ion of the reactant gas of the aforementioned circumference of a substrate, and making it combine with silicon while dispersing from a target the metal which constitutes a crystalline insulating layer and forming membranes on a silicon substrate.

[Claim 4] The process according to claim 3 which grows the crystal layer of the aforementioned crystalline insulator by making the inert gas supplied in this equipment discharge while supplying the aforementioned reactant gas in the aforementioned equipment so that the aforementioned silicon substrate and a target may be made to counter, it may arrange in a reactant sputtering system and it may increase on aforementioned the outskirts of a substrate few on aforementioned the outskirts of a target. [Claim 5] The process according to claim 3 or 4 whose aforementioned insulating silicon compound the aforementioned reactant gas is oxygen in the compound target or alloy target with which the aforementioned target consists of a zirconium and an yttrium, and the aforementioned crystalline insulating layer is a silicon oxide in YSZ.

Japan Patent Office is not responsible for any damages caused by the use of this translation.

- 1. This document has been translated by computer. So the translation may not reflect the original precisely.
- 2.**** shows the word which can not be translated.
- 3.In the drawings, any words are not translated.

DETAILED DESCRIPTION

[Detailed Description of the Invention] [0001]

[The technical field to which invention belongs] this invention relates to a SOI substrate, the substrate for the semiconductor devices which were suitable for carrying out the crystal growth of a semiconductor layer or the ferroelectric layer through an insulating layer on a silicon substrate like the MFS structure (metal membrane-ferroelectric film-semiconductor layer structure) FET, and its process. In more detail, it is related with the substrate for the semiconductor devices with which a crystalline insulating layer is prepared through the outstanding insulating layer on a silicon substrate, and its process so that a semiconducting-crystal layer and a ferroelectric-crystal layer can be grown up. [0002]

[Description of the Prior Art] The method of embedding an insulating layer into a semiconductor substrate is learned by making two silicon substrates in which the oxide film was formed, for example rival as a SOI substrate which forms a semiconducting-crystal layer on the former, for example, an insulating layer, grinding one substrate, driving oxygen etc. into the fixed depth with an ion implantation from the method of leaving a thin semiconductor layer, and the front face of a silicon substrate, and performing annealing processing.

[0003] On the other hand, with the semiconductor memory equipment using a ferroelectric layer, the laminating of the ferroelectric layer is carried out to front faces, such as electrode metals, such as platinum, through a semiconductor layer top or an insulator layer. With the MFS structure which carries out the laminating of the ferroelectric layer on a semiconductor layer, between a ferroelectric layer and a semiconductor layer, an oxide film arises, crystallinity and morphology deteriorate or the interface level density between a ferroelectric layer and a semiconductor layer becomes large. Moreover, even if it carries out the laminating of the ferroelectric layer on an insulator layer, the crystalline outstanding ferroelectric layer cannot be grown up on an amorphous insulator layer.

[Problem(s) to be Solved by the Invention] As mentioned above, although there may be the need of growing a semiconductor layer, a crystalline dielectric layer, etc. epitaxially through an insulating layer on a semiconductor substrate, in the manufacturing process of a semiconductor device, an insulating layer cannot become amorphous and cannot carry out the laminating of the direct crystalline layer to the front face.

[0005] moreover -- the method of grinding one silicon layer by the above-mentioned cladding, and making it thin -- a silicon layer -- the shape of a thin layer -- and while it is very difficult to make it remain uniformly and work comes out very much, the beautiful crystal face cannot appear easily Furthermore, the method of driving oxygen etc. into the surface section of a semiconductor substrate also has remarkable degradation of the front face of the semiconductor layer by ion implantation, and a beautiful crystal front face is not obtained. Consequently, the problem that the crystal layer which carries out a laminating is also inferior in crystallinity is on it.

[0006] On the other hand, this invention persons invented the method of growing a YSZ thin film

epitaxially on a silicon substrate, and announced to Shingaku Giho (ED 96-42 and CPM96-May, 1996 [27 or]). By this method, a crystalline insulating layer is obtained on a silicon substrate, and a semiconductor layer and a ferroelectric layer can be grown epitaxially on the front face. However, the YSZ thin film prepared on a silicon substrate has movement of ion by the crystalline metallic oxide, is inferior to electric insulation from a silicon oxide or a silicon nitride, and has the problem that an electrical property falls a little.

[0007] It aims at offering the substrate for the semiconductor devices which can fully raise an electric insulating property with the silicon substrate which was made in order that this invention might solve such a problem, is the manufacturing process of a semiconductor device, and is suitable for growing up crystal layers, such as other semiconductor layers, ferroelectric layers, etc., through an insulating layer on a semiconductor layer, and serves as the base, and its process.

[Means for Solving the Problem] The substrate for semiconductor devices by this invention consists of the crystalline silicon substrate, an insulating silicon compound layer prepared on this silicon substrate, and a crystalline insulating layer prepared on this insulating silicon compound layer.

[0009] What is prepared on [when the substrate for semiconductor devices means the base which can carry out the laminating of a crystalline semiconductor layer and a crystalline dielectric layer here, the thing used as the perfect base of a semiconductor device is not meant and an insulating silicon compound layer and a crystalline insulating layer are prepared in some semiconductor devices] the semiconductor layer by which a laminating is carried out is included.

[0010] If the aforementioned crystalline insulating layer consists of at least one sort chosen from YSZ (yttria stabilized zirconia), aluminum 2O3 (sapphire), CeO2 (Seria), and the group that consists of MgO (magnesia) and ZrO2 (zirconia) and the aforementioned insulating silicon compound layer consists of at least one sort chosen from the silicon oxide, the silicon nitride, and the silicon oxidization nitride, the outstanding substrate for semiconductor devices especially insulating and crystalline will be obtained. [0011] The process of the substrate for semiconductor devices of this invention is characterized by to form an insulating silicon compound layer by combining this metal with the reactant gas around the aforementioned silicon substrate, growing up the crystal layer of a crystalline insulator, impressing voltage to the aforementioned substrate, drawing near to this substrate front face the ion of the reactant gas of the aforementioned circumference of a substrate, and making it combine with silicon while it disperses from a target the metal which constitutes a crystalline insulating layer and forms membranes on a silicon substrate. The substrate which consists of a crystalline insulating layer through an amorphous insulating layer on a silicon crystal layer by this method is obtained.

[0012] Specifically, in a reactant sputtering system, the aforementioned silicon substrate and a target are made to counter, and it arranges, and while supplying the aforementioned reactant gas in the aforementioned equipment so that it may increase on aforementioned the outskirts of a substrate few on aforementioned the outskirts of a target, it is obtained by growing up the crystal layer of the aforementioned crystalline insulator by making the inert gas supplied in this equipment discharge. Still more specifically, it is the compound target or alloy target with which the aforementioned target consists of a zirconium (Zr) and an yttrium (Y), and the aforementioned reactant gas is oxygen, the aforementioned crystalline insulating layer is YSZ, and the aforementioned insulating silicon compound can form with a silicon oxide.

[0013]

[Embodiments of the Invention] Next, the substrate for semiconductor devices of this invention and its process are explained, referring to a drawing.

[0014] As the substrate for semiconductor devices of this invention is shown in <u>drawing 1</u>, the insulating silicon compound layer 2 which was excellent in electric insulating properties, such as a silicon oxide, is formed between a silicon substrate 1 and the crystalline insulating layers 3, such as YSZ prepared on it.

[0015] By a silicon substrate 1 consisting of a silicon-single-crystal layer, as for the conductivity type, n form layer, p form layer, or n form field and p form field was formed, the semiconductor circuit could be

formed, and the whole surface or the thing which grew epitaxially partially is further sufficient as a silicon semiconductor layer on other semiconductor layers etc.

[0016] what is a metaled oxide, for example and can form the crystal structure as a crystalline insulating layer (single crystal insulating layer) 3 uses -- having -- YSZ, aluminum 2O3, CeO2, MgO, and ZrO2 etc. -- if it can combine making it oxidize on a substrate, carrying out fluoride, or making it nitride etc. with a metal, making a metal adhere, the crystal structure of metallic compounds will be acquired Moreover, although it changes with uses, as long as it becomes the thickness a ground for usually growing up other semiconductor layers and crystalline dielectric layers and there is about 5-20nm, it is enough and may be formed in the thickness of about 0.5-1 micrometer according to a use. [0017] moreover -- as the insulating silicon compound 2 -- SiO2 etc. -- a silicon oxide and Si 3N4 etc. -- silicon oxidization nitrides, such as a silicon nitride and SiON, etc. are used These compounds combine oxygen and nitrogen which penetrate the crystalline insulating layer 3, and the silicon of a substrate, growing up the crystalline insulating layer 3 so that it may mention later, and are restrained by the compound with the material which penetrates the crystalline insulating layer 3. Although the thickness of this insulating silicon compound layer 2 is determined by the pressure-proofing too needed by the use, it is usually formed in the thickness of about 10-60nm.

[0018] According to the substrate for semiconductor devices of this invention, the single crystal insulating layer is prepared through the amorphous insulator layer on the silicon substrate. Therefore, the front face has the crystal structure and can grow a semiconductor layer and a single crystal dielectric layer epitaxially further on the front face. Furthermore, since the amorphous insulator layer which consists of a silicon compound is formed between the single crystal insulating layer and the silicon crystal layer, the insulating property is very excellent and the electric insulation with the layer prepared in the front face of a crystalline insulating layer and the silicon substrate under it is kept very high. That is, although single crystal insulating layers are a little inferior in an insulating property when movement of ion may take place since they are metallic compounds, such as a metallic oxide, as mentioned above, an electrical property with very good silicon oxide and silicon nitride is acquired. Consequently, it can consider as a SOI substrate, or on the silicon crystal layer in which the semiconductor circuit was formed, formation of a semiconductor layer can be further repeated through an insulating layer, and a circuit can also be formed in three dimensions, and crystalline dielectric layers, such as a ferroelectric, can be formed by the beautiful crystal structure, and the semiconductor memory equipment of a high property can be formed.

[0019] Next, the example which grows the crystal of YSZ through a silicon oxide about the process of the substrate for semiconductor devices of this invention on a silicon substrate explains. <u>Drawing 2</u> is the schematic diagram of the reactant sputtering system for epitaxial growth of an example of the equipment used for the process.

[0020] First, the substrate 1 which a diameter becomes from the silicon semiconducting-crystal layer which is 1 inch is attached in the substrate installation base 12 in the vacuum chamber 11 of SUPPATA equipment, and a target 4 is fixed to the substrate installation base 12 and the target maintenance base 13 established in the position which counters, a target -- four -- for example, -- drawing 3 -- being shown -having -- as -- a diameter -- D -- 100 -- mm -- about -- thickness -- five -- mm -- about -- it is -- Zr -- a board -- 41 -- one -- a side -- A -- ten -- mm -- about -- a four way type -- it is -- thickness -- one -- mm -- about -- it is -- an yttrium -- (-- Y --) -- a board -- 42 -- a circumferencial direction -- six -- a piece -about -- it is prepared, and passing the metal which carries out a spatter through opening 14a, a target 4 is exposed to oxygen atmosphere and the collimator with which the circumference of a target 4 has covering 14 or the equivalent effect that opening 14a whose diameter is about 20mm was prepared in the transverse plane does not oxidize -- it is made like An electrode 15 is contacted and formed in this target maintenance base 13, and the 1st power supply 16 is connected to it so that plasma electric discharge may be carried out within the vacuum chamber 11, and an electrode 15 side may serve as negative between an electrode 15 and a ground. The pipe 17 for gas introduction is formed in the unilateral wall of the vacuum chamber 11, and it is Ar and O2. It is supplied in the vacuum chamber 11 and the gas exhaust port 18 is formed in other side attachment walls of the vacuum chamber 11. Furthermore, with

this equipment, between the substrate installation base 12 and the ground, the 2nd power supply 19 for drawing oxygen ion to a substrate 1 side, and carrying out anodic oxidation of the substrate 1 is formed for the substrate installation base 12 side so that it may just become. In addition, the solenoid coil for 20 making a target front face generate a magnetic field and 21 are the solenoid coils for forcing the magnetic field on a target front face.

[0021] With this equipment, the silicon substrate 1 was attached in the substrate installation base 12, and it installed so that distance with a target 4 might be set to 72mm. Performing 80W for electric discharge power, and growing [make oxygen flow rate O2/(Ar+O2) into 5.8% as introductory gas being fixed in Ar gas pressure at for example, 10mTorr(s), 1 YSZ epitaxially at 600-800 degrees C in substrate temperature, about [50V] positive voltage was impressed to the substrate side by the 2nd power supply 19, and anodic oxidation was carried out. Consequently, the crystal layer of YSZ grows at 40nm a rate for /, and it is SiO2 between a substrate and a YSZ crystal layer. The layer was formed at a rate which is about 1nm/minute. These YSZ crystal layer and SiO2 The relation of thickness with a layer will be SiO2 if applied voltage by the 2nd power supply 19 is made low. It is SiO2 by a layer's becoming thin, and the rate's becoming small, and making voltage of the 2nd power supply 19 high conversely. The rate of a layer can be enlarged. Moreover, by making high electric discharge power (voltage of the 1st power supply 16), a YSZ crystal layer can be thickened, the rate becomes large and the rate of a YSZ crystal layer can be made small by making it low conversely. This electric discharge power can change applied voltage in about 300-500V, and the voltage (the 2nd power supply 19) of anodic oxidation can be changed in about 20-100V. Therefore, each layer thickness can be grown up into desired thickness. [0022] As mentioned above, the process of this invention forms a silicon compound in a substrate front face, making a metal react with the reactant gas of the circumference of a substrate, and forming crystalline insulating layers, such as an oxide, while it disperses from a target the metal which constitutes a crystalline insulating layer and growing up it on a substrate. That is, as mentioned above, this invention persons are Shingaku Giho ED No. 42 [96 to], and they are indicating the method of growing a YSZ thin film epitaxially by the big rate of sedimentation on a silicon substrate by making it oxidize at the time of growth, making it grow up in metal mode, as a target is not oxidized. SiO2 which was excellent in the electric insulating property between crystalline insulating layers, such as YSZ, and the silicon crystal layer by impressing voltage to a silicon substrate, drawing ION **, such as oxygen ion, and making it combine with silicon while this invention uses the property in which crystalline insulating layers, such as this YSZ thin film, make oxygen ion etc. penetrate and grows crystalline insulating layers, such as a YSZ thin film, epitaxially etc. -- the insulator layer which consists of a silicon compound is formed in addition, SiO2 etc. -- formation of an insulator layer can be shifted in time with a crystalline insulating layer, and can also be formed Consequently, the substrate for semiconductor devices which consists of a crystalline silicon substrate, an insulating silicon compound layer prepared on this silicon substrate, and a crystalline insulating layer prepared on this insulating silicon compound layer is obtained.

[0023] Since the crystalline insulating layer is deposited on the front face of the single crystal of silicon with the metal mode in the state where a target does not combine according to the process of this invention, the insulating layer which was excellent in the crystal structure can be grown up easily. Furthermore, since a crystalline insulating layer forms the insulator layer which consists of a silicon compound on the surface of silicon in the state where it was formed in the front face, an amorphous insulator layer can be formed in the interface, without spoiling the crystallinity of a crystalline insulator layer. And since a crystalline insulating layer and a silicon compound can be formed almost simultaneous, it can form in a short time.

[0024] Although covered with the covering 14 which has opening 14a for the circumference of a target 4 by the above-mentioned sputtering system, it is because an oxide can disperse, membrane formation by metal mode cannot be carried out, if, as for this, a target 4 oxidizes by the oxygen of reactant gas, a crystal growth cannot be carried out but it becomes amorphous, and if oxidization of a target 4 can be prevented, such covering 14 is unnecessary. That is, in the above-mentioned example, the crystal of a metallic oxide is grown up by making it oxidize with the oxygen of atmosphere using metaled activation

at the same time it carries out the spatter of the metal and adheres to a substrate front face. Therefore, the partial pressure of reactant gas, such as oxygen tension by the side of a target 4, may be made very low. and the partial pressure of the reactant gas only by the side of a substrate 1 may be made high by spraying reactant gas, such as oxygen, on a substrate 1 side etc. without forming covering. [0025] It is CeO2 by making it oxidize on a substrate front face, using Ce for a target and forming low metal mode of oxygen tension similarly, although Zr and Y were used for the target and the crystal layer of YSZ was grown up in the above-mentioned example. A crystal layer can be grown up. Furthermore, it is aluminum 203 similarly by using aluminum for a target. It is MgO and ZrO2 by being able to grow up a crystal layer and using Mg and Zr for a target. A crystal layer can be grown up. Moreover, the insulating crystal layer which consists the atmosphere on the front face of a substrate of a compound with a metal, a fluorine, or nitrogen by spraying not oxygen but a fluorine and nitrogen is obtained. [0026] Furthermore, although oxygen ion was drawn, and the insulating layer between an insulating crystal layer and a silicon substrate was oxidized with silicon and used as the silicon oxide in the abovementioned example, by drawing and combining nitrogen ion, for example, it can also consider as a silicon nitride, and both oxygen ion and nitrogen ion can be drawn, and the layer of a silicon oxidization nitride can also be formed.

[0027] Furthermore, in the above-mentioned example, although the crystalline insulating layer was grown up by sputtering, if it is made to combine in case it adheres to a substrate front face without making it combine with a target, it can manufacture similarly by other methods, such as laser ablation and reactant vacuum evaporationo.

[0028]

[Effect of the Invention] Since the structure where a crystalline insulating layer is prepared through the amorphous insulator layer which consists of a silicon compound which was excellent in the insulating property on a silicon crystal layer is acquired according to this invention, other semiconductor layers and crystalline dielectric layers can be grown epitaxially on the front face, a three-dimensional semiconductor device, a compound semiconductor device, highly efficient semiconductor memory equipment, etc. can be formed in it, and the new semiconductor device integrated highly can be obtained cheaply.

Japan Patent Office is not responsible for any damages caused by the use of this translation.

- 1. This document has been translated by computer. So the translation may not reflect the original precisely.
- 2. **** shows the word which can not be translated.
- 3.In the drawings, any words are not translated.

PRIOR ART

[Description of the Prior Art] The method of embedding an insulating layer into a semiconductor substrate is learned by making two silicon substrates in which the oxide film was formed, for example rival as a SOI substrate which forms a semiconducting-crystal layer on the former, for example, an insulating layer, grinding one substrate, driving oxygen etc. into the fixed depth with an ion implantation from the method of leaving a thin semiconductor layer, and the front face of a silicon substrate, and performing annealing processing.

[0003] On the other hand, with the semiconductor memory equipment using a ferroelectric layer, the laminating of the ferroelectric layer is carried out to front faces, such as electrode metals, such as platinum, through a semiconductor layer top or an insulator layer. With the MFS structure which carries out the laminating of the ferroelectric layer on a semiconductor layer, between a ferroelectric layer and a semiconductor layer, an oxide film arises, crystallinity and morphology deteriorate or the interface level density between a ferroelectric layer and a semiconductor layer becomes large. Moreover, even if it carries out the laminating of the ferroelectric layer on an insulator layer, the crystalline outstanding ferroelectric layer cannot be grown up on an amorphous insulator layer.

Japan Patent Office is not responsible for any damages caused by the use of this translation.

- 1. This document has been translated by computer. So the translation may not reflect the original precisely.
- 2.*** shows the word which can not be translated.
- 3.In the drawings, any words are not translated.

DESCRIPTION OF DRAWINGS

[Brief Description of the Drawings]

[Drawing 1] It is cross-section explanatory drawing showing the laminated structure of the substrate for semiconductor devices of this invention.

[Drawing 2] It is the schematic diagram of an example of the sputtering system for obtaining the laminated structure of this invention.

[Drawing 3] It is drawing showing an example of the target used with the equipment of drawing 2.

[Description of Notations]

- 1 Silicon Substrate
- 2 Insulating Silicon Compound
- 3 Crystalline Insulating Layer
- 4 Target

Japan Patent Office is not responsible for any damages caused by the use of this translation.

- 1. This document has been translated by computer. So the translation may not reflect the original precisely.
- 2.**** shows the word which can not be translated.
- 3.In the drawings, any words are not translated.

DESCRIPTION OF DRAWINGS

[Brief Description of the Drawings]

[Drawing 1] It is cross-section explanatory drawing showing the laminated structure of the substrate for semiconductor devices of this invention.

[Drawing 2] It is the schematic diagram of an example of the sputtering system for obtaining the laminated structure of this invention.

[Drawing 3] It is drawing showing an example of the target used with the equipment of drawing 2.


[Description of Notations]

- 1 Silicon Substrate
- 2 Insulating Silicon Compound
- 3 Crystalline Insulating Layer
- 4 Target

Japan Patent Office is not responsible for any damages caused by the use of this translation.

- 1. This document has been translated by computer. So the translation may not reflect the original precisely.
- 2.**** shows the word which can not be translated.
- 3.In the drawings, any words are not translated.

DRAWINGS



- シリコン基板
 結晶性絶縁層
 絶縁性シリコン化合物
- IDrawing 2]

 Ar + 02

 17

 14

 21

 14 a

 13

 20

 1 2 1 2 2 4 5 4 9 7 7 1

[Drawing 3]

